Abstract: A simple scheme for rail to rail op-amp operation is introduced. The input stage uses complementary differential pairs but only one pair is active at a time. It uses very compact control circuitry. Experimental verification is provided from a test chip prototype in 0.5 µm CMOS technology.
Introduction
Input stages with complementary differential pairs (CDP) operating in parallel, as shown in Fig. 1 , are commonly used to ensure operation with rail-to-rail (R2R) input common-mode signals [1, 2] . A quite comprehensive survey of the most common R2R techniques reported in literature can be found in [3] . In CDP-based Op-Amps extra circuitry is needed in order to keep the total transconductance gain (g m ) constant since in the middle region of the input common mode range (ICMR) both input pairs are active whereas close to the rails only one of the input pairs is active [1] . As a result, the transconductance g m of the input stage and the gain bandwidth product and phase margin of the op-amp can vary over the ICMR.
In most of the approaches with CDPs with MOS transistors operating in strong inversion the g m control circuit is relatively complex and has impact on power consumption [1, 3] . Besides, in most of these techniques, such as in the g m control by electronic Zener, square root current control, etc. [1] , part of the total current of the pairs is 'divert' in order to maintain a constant g m , thus deteriorating the power efficiency. Additionally, in regions of the ICMR where both differential pairs (DP) are active but one of them does not have enough headroom to maintain its tail current source in saturation, the CMRR and PSRR of the op-amp are severely degraded.
In this paper we propose a simple R2R scheme with CDPs that have only one of the DPs active at a time and whose tail current source remains in saturation over the ICMR. This is achieved with very simple switching circuitry that requires very small additional power dissipation. A gm control circuitry is not required. This paper is organized as follows: In section 2 we describe the scheme. In section 3 we discuss simulation and experimental results of a fabricated test chip prototype and section 4 provides conclusions. respectively have tail currents with value 10Ib. The drain-source voltages of the replica tail current sources are measured by amplifiers A N and A P . These are implemented using differential pairs with an active mirror load (see Fig. 2 ) and with bias current 2I b . These amplifiers generate output currents I VDSN and I VSDP that are proportional to the drain-source voltage of M BSN , the tail current source of the replica NMOS and to the source-drain voltage of M BSP the PMOS replica tail current respectively. These currents are subtracted at node V x and generate a signal voltage V x ¼ ðI Vdsn À I Vsdp Þ R x (where R x $ r o is the impedance at node X). This voltage is transformed into rail (digital) control voltages V CNTN and V CNTP by two CMOS inverters. V CNTN goes high (V DD ) if the drain source voltage of M BSN is higher than the source-drain voltage of M BSP otherwise V CNT voltage goes low (V SS ). V CNTN and V CNTP are used to turn on only the main differential pair (NMOS or PMOS) whose tail current source has the largest jV DS j.
Notice that in this implementation the tail transistor of the DP that is active has a large jV DS j > V DD À V SS À V GS and operates in deep strong inversion. For this reason and as opposed to most other approaches with CDPs the Op-Amp has a high CMRR and PSRR over the entire CMIR. Including the power dissipation of amplifiers A N and A P the circuit implementation of Fig. 2 has slightly less static power dissipation as two main DPs that remain active with a bias current source 10I b each P d ¼ ðV DD À V SS Þ 19I b . This is 10Ib in the active DP, 2Ib in each amplifier A P and A N , 2Ib in 
Simulation and experimental results
The folded cascoded Op-Amp with complementary pairs input stage of Fig. 2 that has only one active differential pair was simulated and fabricated using NMOS and PMOS unit transistors with sizes 30 µm/1 µm and 75 µm/1 µm in the control section. Transistors in the main DP and the output section were scaled up by a factor 5. The circuit was fabricated in 0.5 µm CMOS technology and both simulated and tested with a bias current I b ¼ 50 µA and supply voltages V DD ¼ 1:8 V and V SS ¼ À1:8 V and a load capacitance C L ¼ 13 pF. Fig. 3 shows the experimental input and output waveforms for a 3.4 V pp 1 kHz triangular input signal with the op-amp working as a voltage follower. The magnitude of the input signals is 0.2 V short of R2R amplitude since the output stage is cascoded. Table I summarizes simulated and experimental results of Op-amp parameters which are in close agreement. It can be seen that the BW as voltage follower remains approximately constant within the ICMR. This verifies that g m also remains constant over the entire ICMR.
Conclusion
A simple approach to alternatively switch DPs in R2R complementary input stages was introduced. It avoids the transition region where both DPs are 
